Integrated Optical Content Addressable Memories (CAM) and Optical Random Access Memories (RAM) for Ultra-Fast Address Look-Up Operations
نویسندگان
چکیده
Electronic Content Addressable Memories (CAM) implement Address Look-Up (AL) table functionalities of network routers; however, they typically operate in the MHz regime, turning AL into a critical network bottleneck. In this communication, we demonstrate the first steps towards developing optical CAM alternatives to enable a re-engineering of AL memories. Firstly, we report on the photonic integration of Semiconductor Optical Amplifier-Mach Zehnder Interferometer (SOA-MZI)-based optical Flip-Flop and Random Access Memories on a monolithic InP platform, capable of storing the binary prefix-address data-bits and the outgoing port information for next hop routing, respectively. Subsequently the first optical Binary CAM cell (B-CAM) is experimentally demonstrated, comprising an InP Flip-Flop and a SOA-MZI Exclusive OR (XOR) gate for fast search operations through an XOR-based bit comparison, yielding an error-free 10 Gb/s operation. This is later extended via physical layer simulations in an optical Ternary-CAM (T-CAM) cell and a 4-bit Matchline (ML) configuration, supporting a third state of the “logical X” value towards wildcard bits of network subnet masks. The proposed functional CAM and Random Access Memories (RAM) sub-circuits may facilitate light-based Address Look-Up tables supporting search operations at 10 Gb/s and beyond, paving the way towards minimizing the disparity with the frantic optical transmission linerates, and fast re-configurability through multiple simultaneous Wavelength Division Multiplexed (WDM) memory access requests.
منابع مشابه
NAT implementation for the NetFPGA platform
We present an implementation of NAT (Network Address Translation) for the NetFPGA platform capable of line-rate Gigabit Ethernet. Our implementation features RAM and CAM (Random Access and Content Addressable) memories for a fast and efficient NAT table. Several simulation and regression tests are included.
متن کاملTesting and Diagnosing Embedded Content Addressable Memories
Embedded content addressable memories (CAMs) are important components in many system chips. In this paper two efficient March-like test algorithms are proposed. In addition to typical RAM faults, they also cover CAMspecific comparison faults. The first algorithm requires 9N Read/Write operations and 2(N + W ) Compare operations to cover comparison and RAM faults (but does not fully cover the in...
متن کاملA Self-Repair Technique for Content Addressable Memories with Address-Input-Free Writing Function
This paper proposes a simple and effective built-in self-repair (BISR) scheme for content addressable memories (CAMs) with address-input-free writing function. A programmable built-in self-test (BIST) circuit is designed to generate different March-like test algorithms which can cover typical random access memory faults and comparison faults. A reconfigurable priority encoder is proposed to ski...
متن کاملOptimal Repair Rate and Area Reduction for Embedded Memories by Using Bira & Amt
As the capacity and density of embedded memories have rapidly increased, the probability of memory faults will increase. That results in yield drops and quality degradation.Yield improvement of embedded memories have become very important.Yield refers to the percentage of good die on the wafer. For embedded memories Built-In-Redundancy-Analysis (BIRA)is used to achieve optimal repair rate and y...
متن کاملFully-Parallel Multi-Megabit Integrated CAM/RAM Design
Previous implementations of large-capacity Content Addressable Memories (CAMs) have employed advanced fabrication techniques or serialized operation. This paper describes a more generally applicable fullyparallel solution based on circuit and architectural innovation. A “pre-classified” CAM is integrated into the same array as its target RAM, and both use the same core cells. Architecture and o...
متن کامل